Visible to Intel only — GUID: wqa1704169618282
Ixiasoft
Visible to Intel only — GUID: wqa1704169618282
Ixiasoft
6.4. GTS Transceiver Reconfiguration Signals
You can access the transceiver control and status registers using the transceiver reconfiguration interface. The reconfiguration interface provides direct access to the programmable space of each channel. The signals are described below. For more information, refer to the GTS Transceiver PHY User Guide .
Port Name | Direction | Width | Description |
---|---|---|---|
reconfig_clk | Input | 1 | Reconfiguration clock. |
reconfig_reset | Input | 1 | Resets the Avalon® memory-mapped interface and all of the registers to which it provides access. |
reconfig_write | Input | 1 | Write enable signal. |
reconfig_read | Input | 1 | Read enable signal. |
reconfig_address | Input | 21 | Address bus. |
reconfig_writedata | Input | 32 | A 32-bit data write bus. reconfig_address specifies the address. |
reconfig_readdata | Output | 32 | A 32-bit data read bus. Drives read data from the specified address. Signal is valid after reconfig_waitrequest is deasserted. |
reconfig_waitrequest | Output | 1 | Indicates the Avalon® memory-mapped interface is busy. |
To perform dynamic reconfiguration, across multiple channels, use shared reconfiguration interface for channels are used. Hence only a shared reconfiguration option is supported for the IP. The reconfiguration address is of 21 bits wide for the IP, wherein the MSB [20] is used for PMA selection and Reconfig address [20:0] is forwarded to the GTS PMA transceiver as it is.