AN 757: 1G/2.5G Ethernet Design Examples

Download PDF
ID 683753
Date 11/12/2018
Public
Document Table of Contents
Document Table of Contents x
AN 757: 1G/2.5G Ethernet Design Examples
AN 757: 1G/2.5G Ethernet Design Examples x
Features Hardware and Software Requirements Functional Description Using the Design Example Simulation Hardware Testing Interface Signals Configuration Registers Document Revision History for AN 757: 1G/2.5G Ethernet Design Examples
Functional Description x
Design Components Reset Scheme Clocking Scheme
Simulation x
Testbench Using the Simulator Test Case—Design Example without the IEEE 1588v2 Feature
Hardware Testing x
Setup Test Procedure
Interface Signals x
Clock and Reset Interface Signals Avalon-MM Interface Signals Avalon-ST Interface Signals PHY Interface Signals IEEE 1588v2 Timestamp Interface Signals Packet Classifier Interface Signals TOD Interface Signals
Configuration Registers x
Transceiver Reconfiguration
AN 757: 1G/2.5G Ethernet Design Examples

Using the Simulator

To simulate the design example using the ModelSim simulator, follow these steps:

  1. Ensure that the QUARTUS_ROOTDIR environment variable points to the Intel® Quartus® Prime installation path.
  2. Change the working directory to <project directory>/simulation/ed_sim/mentor.
  3. Launch the ModelSim simulator.
  4. Run the following command to set up the required libraries, compile the functional simulation model, and exercise the simulation model with the provided testbench:

    do tb_run.tcl

Level Two Title