Nios® V Processor Reference Manual

ID 683632
Date 12/11/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.3.10. Memory and I/O Organization

You can configure the Nios® V/g processor systems. Consequently, the memory and I/O organization varies from system to system. A Nios® V/g processor core uses one or more of the following ports to provide access to memory and I/O:

  • Instruction manager port: An Arm* Advanced Microcontroller Bus Architecture ( AMBA* ) 4 AXI Memory-Mapped manager port that connects to instruction memory via system interconnect fabric.
  • Data manager port: An AMBA* 4 AXI Memory-Mapped manager port that connects to data memory and peripherals via the system interconnect fabric.
  • Instruction Cache: Fast cache memory internal to the Nios® V/g processor core.
  • Data Cache: Fast cache memory internal to the Nios® V/g processor core.

Nios® V/g Processor Core Memory Mapped I/O Access: Both data memory and peripherals are mapped into the address space of the data manager port. Nios® V/g processor core uses little-endian byte ordering. Words and half-words are stored in memory with the more-significant bytes at higher addresses. The Nios® V/g processor core does not specify anything about the existence of memory and peripherals. The quantity, type, and connection of memory and peripherals are system dependent.