Intel® Arria® 10 FPGA Development Kit User Guide

Download PDF
ID 683526
Date 1/13/2024
Public
Document Table of Contents
Document Table of Contents x
1. Intel® Arria® 10 FPGA Development Kit Overview 2. Getting Started 3. Development Board Setup 4. Board Test System 5. Board Update Portal 6. Board Components A. Additional Information
1. Intel® Arria® 10 FPGA Development Kit Overview x
1.1. General Description 1.2. Recommended Operating Conditions 1.3. Handling the Board
2. Getting Started x
2.1. Installing the Subscription Edition Software 2.2. Development Kit Package 2.3. Installing the USB-Blaster Driver
2.1. Installing the Subscription Edition Software x
2.1.1. Activating Your License
3. Development Board Setup x
3.1. Applying Power to the Board 3.2. Default Switch and Jumper Settings 3.3. Default Switch and Resistor Settings 3.4. Factory Reset
4. Board Test System x
4.1. Preparing the Board 4.2. Running the Board Test System 4.3. Version Selector 4.4. Using the Board Test System
4.4. Using the Board Test System x
4.4.1. Using the Configure Menu 4.4.2. The System Info Tab 4.4.3. The GPIO Tab 4.4.4. The Flash Tab 4.4.5. The XCVR Tab 4.4.6. The PCIe Tab 4.4.7. The FMC A Tab 4.4.8. The FMC B Tab 4.4.9. The DDR3 Tab 4.4.10. The DDR4 Tab 4.4.11. The Power Monitor 4.4.12. The Clock Control
5. Board Update Portal x
5.1. Connecting to the Board Update Portal Web Page
5.1. Connecting to the Board Update Portal Web Page x
5.1.1. Using the Board Update Portal to Update User Designs
6. Board Components x
6.1. Board Overview 6.2. MAX V CPLD System Controller 6.3. FPGA Configuration 6.4. Status Elements 6.5. User Input/Output 6.6. Clock Circuitry 6.7. Components and Interfaces 6.8. Memory 6.9. Board Power Supply 6.10. Daughtercards
6.3. FPGA Configuration x
6.3.1. Configuring the FPGA Using Programmer
6.5. User Input/Output x
6.5.1. User-Defined Push Buttons 6.5.2. User-Defined DIP Switch 6.5.3. User-Defined LEDs 6.5.4. Character LCD 6.5.5. DisplayPort 6.5.6. SDI Video Input/Output Ports
6.6. Clock Circuitry x
6.6.1. On-Board Oscillators 6.6.2. Off-Board Clock I/O
6.7. Components and Interfaces x
6.7.1. PCI Express 6.7.2. 10/100/1000 Ethernet PHY 6.7.3. HiLo External Memory Interface 6.7.4. FMC 6.7.5. QSFP 6.7.6. SFP+ 6.7.7. I2C
6.8. Memory x
6.8.1. Flash 6.8.2. Programming the Flash Using Intel® Quartus® Prime Programmer
6.9. Board Power Supply x
6.9.1. Power Distribution System 6.9.2. Power Measurement
6.10. Daughtercards x
6.10.1. External Memory Interface
6.10.1. External Memory Interface x
6.10.1.1. DDR3L 6.10.1.2. DDR4 6.10.1.3. RLDRAM 3 6.10.1.4. QDR-IV 6.10.1.5. FMC Loopback Card
6.10.1.5. FMC Loopback Card x
6.10.1.5.1. High Pin Count (HBC) 6.10.1.5.2. Low Pin Count (LPC)
A. Additional Information x
A.1. Document Revision History for the Intel® Arria® 10 FPGA Development Kit User Guide A.2. Compliance and Conformity Statements
A.2. Compliance and Conformity Statements x
A.2.1. CE EMI Conformity Caution
1. Intel® Arria® 10 FPGA Development Kit Overview
2. Getting Started
3. Development Board Setup
4. Board Test System
5. Board Update Portal
6. Board Components
A. Additional Information

6.7.5. QSFP

The Intel® Arria® 10 GX FPGA development board includes a QSFP module.

Table 35.  QSFP Pin Assignments, Schematic Signal Names, and Functions

Board Reference

Schematic Signal Name

FPGA Pin Number

I/O Standard

Description

28

QSFP_3P3V_INTERRUPTN

AL34

1.8 V

QSFP interrupt

31

QSFP_3P3V_LP_MODE

AK34

1.8 V

QSFP low power mode

27

QSFP_3P3V_MOD_PRSN

AU36

1.8 V

Module present

8

QSFP_3P3V_MOD_SELN

AU35

1.8 V

Module select

9

QSFP_3P3V_RSTN

AV35

1.8 V

Module reset

11

QSFP_3P3V_SCL

AV34

1.8 V

QSFP serial 2-wire clock

12

QSFP_3P3V_SDA

AU31

1.8 V

QSFP serial 2-wire data

18

QSFP_RX_N0

R41

High Speed Differential I/O

QSFP transmitter data

21

QSFP_RX_N1

P39

High Speed Differential I/O

QSFP transmitter data

15

QSFP_RX_N2

M39

High Speed Differential I/O

QSFP transmitter data

24

QSFP_RX_N3

L41

High Speed Differential I/O

QSFP transmitter data

17

QSFP_RX_P0

R42

High Speed Differential I/O

QSFP transmitter data

22

QSFP_RX_P1

P40

High Speed Differential I/O

QSFP transmitter data

14

QSFP_RX_P2

M40

High Speed Differential I/O

QSFP transmitter data

25

QSFP_RX_P3

L42

High Speed Differential I/O

QSFP transmitter data

37

QSFP_TX_N0

K43

High Speed Differential I/O

QSFP transmitter data

2

QSFP_TX_N1

J41

High Speed Differential I/O

QSFP transmitter data

34

QSFP_TX_N2

G41

High Speed Differential I/O

QSFP transmitter data

5

QSFP_TX_N3

F43

High Speed Differential I/O

QSFP transmitter data

36

QSFP_TX_P0

K44

High Speed Differential I/O

QSFP transmitter data

3

QSFP_TX_P1

J42

High Speed Differential I/O

QSFP transmitter data

33

QSFP_TX_P2

G42

High Speed Differential I/O

QSFP transmitter data

6

QSFP_TX_P3

F44

High Speed Differential I/O

QSFP transmitter data

Level Two Title