Visible to Intel only — GUID: mcn1418356758157
Ixiasoft
Implementing I/O PLL Reconfiguration in the PLL Reconfig IP Core
Implementing I/O PLL Dynamic Phase Shift in the IOPLL IP Core
Design Considerations
Using the Design Examples
Document Revision History for AN 728: I/O PLL Reconfiguration and Dynamic Phase Shift for Intel® Arria® 10 and Intel® Cyclone® 10 GX Devices
Avalon® Memory-Mapped Interface Ports in the PLL Reconfig IP Core
Connecting the IOPLL and PLL Reconfig IP Cores
Connectivity between the IOPLL and PLL Reconfig IP Cores
I/O PLL Reconfiguration Write Operation
I/O PLL Reconfiguration Read Operation
Address Bus and Data Bus Settings
.mif Streaming Reconfiguration
Address Bus and Data Bus Setting for Counter Setting Reconfiguration
Address Bus and Data Bus Setting for Dynamic Phase Shift
Address Bus and Data Bus Setting for Bandwidth Setting Reconfiguration
Data Bus Setting for Loop Filter and Charge Pump Settings
Address Bus and Data Bus Setting for .mif Streaming Reconfiguration
Visible to Intel only — GUID: mcn1418356758157
Ixiasoft
I/O PLL Reconfiguration Write Operation
To perform a write operation for I/O PLL reconfiguration in the PLL Reconfig IP core, follow these steps:
- Set the address bus value for mgmt_address, and the data bus value for mgmt_writedata. To enable write operation for I/O PLL reconfiguration, assert the mgmt_write signal for one mgmt_clk cycle.
- Repeat step 1 to set the values for up to eight sets of address bus and data bus.
- Set the start address (9’b000000000) for mgmt_address, and any value for mgmt_writedata. To start the write operation for I/O PLL reconfiguration, assert the mgmt_write signal for one mgmt_clk cycle.
- After the write operation is complete, the mgmt_waitrequest signal is de-asserted.
Each dynamic reconfiguration command (address-data pair) can be of one of the three types:
- Counter setting reconfiguration
- Bandwidth setting reconfiguration
- Dynamic phase shift
You can issue up to eight dynamic reconfiguration commands before triggering reconfiguration by writing to the start address. Issuing more than eight commands causes the internal reconfiguration FIFO to overflow.