Low Latency Ethernet 10G MAC Intel® FPGA IP Release Notes

ID 683308
Date 4/01/2024
Public
Document Table of Contents

Low Latency Ethernet 10G MAC Intel® FPGA IP v19.1

Table 11.  v19.1 April 2019
Description Impact
Renamed the Enable Altera Debug Master Endpoint parameter to Enable Native PHY Debug Master Endpoint as per Intel® rebranding in the Quartus® Prime Pro Edition software. The Quartus® Prime Standard Edition software still uses Enable Altera Debug Master Endpoint.