External Memory Interfaces Intel® Agilex™ 7 F-Series and I-Series FPGA IP User Guide

ID 683216
Date 4/03/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.3.4.3.2. Debugging Address and Command Leveling Calibration Failure

  1. In each rank, verify that CS#, CAS#/A15, and DQS/DQSn are connected correctly from the FPGA to the memory device.
    • In a non-clamshell configuration, the algorithm only checks if the DQS0/DQS0n in each rank are toggling.
    • In a clamshell configuration, the algorithm checks if all the DQS/DQSn are toggling.
  2. Try nondefault I/O settings for address and command and memory clock. Perform board simulation with IBIS models to determine the best settings for your design.