4G Turbo-V Intel® FPGA IP User Guide

Download PDF
ID 683882
Date 4/03/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. About the 4G Turbo-V Intel® FPGA IP 2. Getting Started with 4G Turbo-V IP 3. Designing with the 4G Turbo-V Intel® FPGA IP 4. 4G Turbo-V Intel® FPGA IP Functional Description 5. Document Revision History for the 4G Turbo-V Intel® FPGA IP User Guide
1. About the 4G Turbo-V Intel® FPGA IP x
1.1. 4G Turbo-V Intel® FPGA IP Features 1.2. 4G Turbo-V Intel® FPGA IP Device Family Support 1.3. 4G Turbo-V IP Release Information 1.4. 4G Turbo-V Performance and Resource Utilization
2. Getting Started with 4G Turbo-V IP x
2.1. Installing and Licensing Intel® FPGA IP Cores
2.1. Installing and Licensing Intel® FPGA IP Cores x
2.1.1. Intel® FPGA IP Evaluation Mode 2.1.2. 4G Turbo-V IP Timeout Behavior
3. Designing with the 4G Turbo-V Intel® FPGA IP x
3.1. Generating a 4G Turbo-V IP 3.2. Simulating the IP with the RTL Simulator 3.3. Simulating a 4G Turbo-V IP with MATLAB 3.4. Simulating a 4G Turbo-V IP with C-Models
4. 4G Turbo-V Intel® FPGA IP Functional Description x
4.1. 4G Turbo-V Downlink Accelerator 4.2. 4G Turbo-V Uplink Accelerator 4.3. 4G Turbo-V Signals and Interfaces
4.1. 4G Turbo-V Downlink Accelerator x
4.1.1. Turbo Encoder 4.1.2. Rate Matcher 4.1.3. Input and Output Data Formats 4.1.4. Latency Calculations 4.1.5. Throughput Calculations
4.2. 4G Turbo-V Uplink Accelerator x
4.2.1. Turbo Decoder 4.2.2. Input and Output Data Formats 4.2.3. Latency Calculations 4.2.4. Throughput Calculations
4.3. 4G Turbo-V Signals and Interfaces x
4.3.1. Avalon Streaming Interfaces in DSP Intel FPGA IP
1. About the 4G Turbo-V Intel® FPGA IP
2. Getting Started with 4G Turbo-V IP
3. Designing with the 4G Turbo-V Intel® FPGA IP
4. 4G Turbo-V Intel® FPGA IP Functional Description
5. Document Revision History for the 4G Turbo-V Intel® FPGA IP User Guide

4.1.2. Rate Matcher

The rate matcher matches the number of bits in transport block to the number of bits that the IP transmits in that allocation. The input and output of the rate matcher is 24 bits wide. The IP defines the rate matching for Turbo coded transport channels for each code block. The rate matcher comprises: subblock interleaver, bit collector and bit selector.

The rate matcher sets up the subblock interleaver for each output stream from Turbo encoder. The streams include a message bit stream dk (0), 1st parity bit stream dk (1) and 2nd parity bit stream dk (2). Where

  • dk (0) = Xk
  • dk (1) = Zk
  • dk (2) = Z’k

for k= 0,1,2,…,K-1, and

  • dK (0) = XK, dK+1 (0) = ZK+1, dK+2 (0) = X’K, dK+3 (0) = Z’K+1
  • dK (1) = ZK, dK+1 (1) = XK+2, dK+2 (1) = Z’K, dK+3 (1) = X’K+2
  • dK (2) = XK+1, dK+1 (2) = ZK+2, dK+2 (2) = X’K+1, dK+3 (2) = Z’K+2

for the termination bits, when k = K, K+1 and K+2.

The input and output of the subblock interleaver is 24 bits wide. The bit collector combines the streams that come from the subblock interleaver and stores the output in a circular buffer. Bit selector selects a total of E bits from the circular buffer and outputs E bits with 24 bits per cycle.

Figure 6. Rate Matcher Block Diagram
Level Two Title