DisplayPort Intel® FPGA IP User Guide

ID 683273
Date 10/16/2023
Public
Document Table of Contents

11.9.25. DPRX_AUX_RESET

Address: 0x0118

Direction: WO

Reset: 0x00000000

Table 226.  DPRX_AUX_RESET Bits

Bit

Bit Name

Function

31:1

Unused

0

CL EA R

Asserting CLEAR resets the AUX controller state machine:

  • 0 = No action
  • 1 = AUX Controller reset