SDI II Intel® Arria 10 FPGA IP Design Example User Guide

ID 683209
Date 12/09/2022
Public

1.6.1. Design Example Presets

The Parameter Editor includes four design example presets using different video standards that you can use to pre-configure the IP and target your device development kit directly. Hover over a preset for its description.
Table 7.  Design Example Parameter Settings
Preset Parameter Settings
3G-SDI Serial Loopback
  • Under IP tab:
    • Video standard: 3G-SDI
    • Direction: Transmitter
    • Transmitter options: Insert payload ID enabled
  • Under Design Example tab:
    • Available Design Example: Serial loopback
    • Design Example Options: Dynamic Tx clock switching disabled (can be enabled)
    • Target Development Kit: the design example targets on-board SMB connectors
HD-SDI Serial Loopback
  • Under IP tab:
    • Video standard: HD-SDI
    • Direction: Transmitter
  • Under Design Example tab:
    • Available Design Example: Serial loopback
    • Design Example Options: Dynamic Tx clock switching disabled (can be enabled)
    • Target Development Kit: the design example targets on-board SMB connectors
Multi Rate Parallel Loopback with VCXO
  • Under IP tab:
    • Video standard: Multi Rate (up to 12G-SDI)
    • Direction: Receiver
    • Receiver options: CRC error output
  • Under Design Example tab:
    • Available Design Example: Parallel loopback with external VCXO
    • Target Development Kit: the design example targets Nextera VIDIO 12G-SDI FMC Card
Triple Rate Parallel Loopback without VCXO
  • Under IP tab:
    • Video standard: Triple Rate (up to 3G-SDI)
    • Direction: Receiver
    • Receiver options: CRC error output
  • Under Design Example tab:
    • Available Design Example: Parallel loopback without external VCXO
    • Target Development Kit: the design example targets on-board SMB connectors
Figure 7. Location of the Design Example Presets in the Parameter Editor UI