AN 967: Multiple Device Synchronization in Digital Phased Array System

ID 734485
Date 12/15/2023
Public

A.1. FPGA I/O Timing Constraints for SYSREF