External Memory Interfaces Intel® Cyclone® 10 GX FPGA IP User Guide

ID 683663
Date 3/29/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.1.1.12. afi_half_clk for DDR3

AFI half-rate clock interface

Table 20.  Interface: afi_half_clkInterface type: Clock Output
Port Name Direction Description
afi_half_clk Output Clock running at half the frequency of the AFI clock afi_clk