JESD204B Intel® FPGA IP User Guide

ID 683442
Date 5/05/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.11.1. Generating and Simulating the IP Testbench

You can simulate your JESD204B IP variation by using the provided IP demonstration testbench.

To use the JESD204B IP testbench, follow these steps:

  1. Generate the simulation model. Refer to Generating the Testbench Simulation Model.
  2. Simulate the testbench using the simulator-specific scripts that you have generated. Refer to Simulating the IP Testbench.
Note: Some configurations are preset and are not programmable in the JESD204B IP testbench. For more details, refer to JESD204B IP Testbench or the README.txt file located in the <example_design_directory>/ip_sim folder.