Video and Vision Processing Suite Intel® FPGA IP User Guide

ID 683329
Date 9/30/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
1. About the Video and Vision Processing Suite 2. Getting Started with the Video and Vision Processing IPs 3. Video and Vision Processing IPs Functional Description 4. Video and Vision Processing IP Interfaces 5. Video and Vision Processing IP Registers 6. Video and Vision Processing IPs Software Programming Model 7. Protocol Converter Intel® FPGA IP 8. 3D LUT Intel® FPGA IP 9. AXI-Stream Broadcaster Intel® FPGA IP 10. Chroma Key Intel® FPGA IP 11. Chroma Resampler Intel® FPGA IP 12. Clipper Intel® FPGA IP 13. Clocked Video Input Intel® FPGA IP 14. Clocked Video to Full-Raster Converter Intel® FPGA IP 15. Clocked Video Output Intel® FPGA IP 16. Color Space Converter Intel® FPGA IP 17. Deinterlacer Intel® FPGA IP 18. FIR Filter Intel® FPGA IP 19. Frame Cleaner Intel® FPGA IP 20. Full-Raster to Clocked Video Converter Intel® FPGA IP 21. Full-Raster to Streaming Converter Intel® FPGA IP 22. Generic Crosspoint Intel® FPGA IP 23. Genlock Signal Router Intel® FPGA IP 24. Guard Bands Intel® FPGA IP 25. Interlacer Intel® FPGA IP 26. Mixer Intel® FPGA IP 27. Pixels in Parallel Converter Intel® FPGA IP 28. Scaler Intel® FPGA IP 29. Stream Cleaner Intel® FPGA IP 30. Switch Intel® FPGA IP 31. Tone Mapping Operator Intel® FPGA IP 32. Test Pattern Generator Intel® FPGA IP 33. Video Frame Buffer Intel® FPGA IP 34. Video Streaming FIFO Intel® FPGA IP 35. Video Timing Generator Intel® FPGA IP 36. Warp Intel® FPGA IP 37. Design Security 38. Document Revision History for Video and Vision Processing Suite User Guide

3.1. Auxiliary Control Packets

Full variant video and vision processing IPs may transmit other types of auxiliary control packet, such as timestamp packets to synchronize with audio or other types of auxiliary control packets. You can define auxiliary control packets, which contain information such as active format description (AFD) or closed captioning.

IPs propagate auxiliary control packets with the video data packets. IPs such as the video frame buffer observe rules that determine how to handle auxiliary control packets.

Figure 6. Auxiliary control packet positions.The figure shows an example where two auxiliary control packets precede an image information packet and a third precedes an end of frame packet.

Auxiliary control packets in between image information packets and video packets, or in between adjacent data packets contravene the Intel FPGA streaming video protocol. IPs presented with metapackets in these locations exhibit undefined behavior and the system may break.

In the figure, the video field described by the image information packets, video and end of field packets has three auxiliary control packets. If the frame buffer receives these packets, the IP processes them in the same way as the video field. The IP potentially drops or repeats them.

Auxiliary control packets only occupy the low 16 bits of the TDATA bus.

For TDATA widths greater than16 bits, to adapt to a different interface, do not use standard AXI4-Stream converters. Use the protocol converter IPs.