Description
It will be available after FPGA configuration even when HPS is still in reset state.
Resolution
This information will reflect to Arria® 10 SoC Device Design Guidelines in the future release.