Article ID: 000084692 Content Type: Troubleshooting Last Reviewed: 01/29/2013

Why does the TimeQuest timing analyzer report eight additional generated clocks for the Altera_PLL megafunction in addition to those I am using?

Environment

  • PLL
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    For designs using the Altera_PLL megafunction, the TimeQuest timing analyzer Report Clocks task displays eight additional clocks in addition to those used in your design. These clocks represent the eight taps of the VCO of the PLL and are reported for all fracturable PLLs. Device families that use the ALTPLL megafunction do not have fracturable PLLs and do not report these additional clocks. The eight additional clocks have the following clock naming convention:

    <pll name>|fpll|vcoph[0..7]

    Related Products

    This article applies to 15 products

    Cyclone® V SX SoC FPGA
    Cyclone® V GT FPGA
    Stratix® V GX FPGA
    Cyclone® V GX FPGA
    Stratix® V GT FPGA
    Stratix® V GS FPGA
    Arria® V GZ FPGA
    Arria® V SX SoC FPGA
    Cyclone® V ST SoC FPGA
    Arria® V ST SoC FPGA
    Arria® V GX FPGA
    Arria® V GT FPGA
    Cyclone® V E FPGA
    Stratix® V E FPGA
    Cyclone® V SE SoC FPGA