Article ID: 000083248 Content Type: Error Messages Last Reviewed: 08/07/2023

Error (180000): fractional PLL is attempting to compensate for multiple LVDS clock tree(s), but it can compensate only for one LVDS clock tree (1 location affected)

Environment

  • Quartus® II Software
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    You will see this error message when attempting to use a side bank PLL to drive the ALTLVDS clocks on top or bottom banks in device families that only support the source synchronous SERDES on top and bottom banks.

    To drive top or bottom bank source synchronous SERDES channels, you must use a PLL on the same edge of the device as the LVDS I/O pins.

    Resolution

    This is a valid no-fit. The design failed in constraint propagation where user constraint fractional pll to FRACTIONALPLL_X0_Y46_N0 because this location doesn't drive LVDS.  
    LVDS clock tree usually runs across the top and bottom edges.

    Related Products

    This article applies to 15 products

    Stratix® V E FPGA
    Cyclone® V SE SoC FPGA
    Cyclone® V SX SoC FPGA
    Cyclone® V GT FPGA
    Stratix® V GX FPGA
    Cyclone® V GX FPGA
    Stratix® V GT FPGA
    Stratix® V GS FPGA
    Arria® V GZ FPGA
    Arria® V SX SoC FPGA
    Cyclone® V ST SoC FPGA
    Arria® V ST SoC FPGA
    Arria® V GX FPGA
    Arria® V GT FPGA
    Cyclone® V E FPGA