Critical Issue
Description
Due to a restriction in the current release of the E-tile Hard IP for Ethernet Intel® Stratix® 10 FPGA IP, external clock source cannot be used as an input to provide to the AIB clock.
Resolution
This capability is scheduled to be added to a future release of the Intel® Quartus® Prime software.