Article ID: 000080226 Content Type: Error Messages Last Reviewed: 03/27/2023

Error : Illegal constraint of DLL to the region (X, Y) to (X, Y): no valid locations in region

Environment

  • Quartus® II Subscription Edition
  • PLL
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    You may experience the above fitter error when compiling a UniPHY-based memory controller in the Quartus® II version 12.1. The error occurs because there are no dedicated clock routing resources between the two PLLs.

     

    Resolution

    The workaround is to insert a clock buffer (altclkctrl) between the pll_ref_clk input and the PLLs.

    Related Products

    This article applies to 15 products

    Cyclone® V GX FPGA
    Arria® V GT FPGA
    Stratix® V E FPGA
    Cyclone® V SE SoC FPGA
    Cyclone® V SX SoC FPGA
    Cyclone® V ST SoC FPGA
    Stratix® V GX FPGA
    Arria® V ST SoC FPGA
    Arria® V SX SoC FPGA
    Arria® V GX FPGA
    Cyclone® V GT FPGA
    Stratix® V GS FPGA
    Stratix® V GT FPGA
    Cyclone® V E FPGA
    Arria® V GZ FPGA