Description
Yes, there are additional guidelines that are not in the current External Memory Interface Handbook. These design guidelines will be added in the next version of the handbook.
Following these rules will help improve resync/write leveling timing for UniPHY based DDR3 interface; these rules don\'t affect ALTMEMPHY based interface.
Link to the document with the additional guidelines is given below: