Article ID: 000074930 Content Type: Troubleshooting Last Reviewed: 08/03/2023

Rule C105: Clock signal should be a global signal

Environment

  • Quartus® II Software
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    You may see the following warnings when running the Design Assistant tool in Quartus® II software on your compiled HPS design.

     

    Resolution

    Rule C105: Clock signal should be a global signal ;  <hierarchy>|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk 

    Rule C105: Clock signal should be a global signal ; <hierarchy>|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk

    Related Products

    This article applies to 6 products

    Cyclone® V ST SoC FPGA
    Cyclone® V SE SoC FPGA
    Arria® V ST SoC FPGA
    Arria® V SX SoC FPGA
    Arria® V GT FPGA
    Cyclone® V SX SoC FPGA