Description
In MAX®10 devices, you may see the ddio_h_reg is in the I/O element and the ddio_l_reg is in core logic when using the Altera® Soft LVDS IP. This is expected implementation and will not affect timing performance.