

Intel® Xeon® Processor E7- 4800/8800 v3 Product Families

Boundary Scan Descriptor Language (BSDL) Readme

May 2015



Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at Intel.com, or from the OEM or retailer.

No computer system can be absolutely secure. Intel does not assume any liability for lost or stolen data or systems or any damages resulting from such losses.

You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

Copies of documents which have an order number and are referenced in this document may be obtained by calling 1-800-548-4725 or by visiting www.intel.com/design/literature.htm.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and/or other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2015, Intel Corporation. All Rights Reserved.



Table of Contents

Table of Contents	3
Overview	5
Scope	5
Related Documents	5
Readme	6
Full Boundary-Scan	6
Tables	
1 BSDL File Summary	5
2 Related Documents	5
Figures	
1 Reset Sequence	6



Revision History

Document Number	Revision Number	Description	Date
332319	001	<ul style="list-style-type: none">Initial Release	May 2015



Overview

Scope

This document is intended for the development of IEEE 1149 Boundary Scan Tests for the Intel® Xeon® Processor E7-4800/8800 v3 Product Families. This Readme assumes a working knowledge of IEEE 1149 methodologies and the In Circuit Test (ICT) manufacturing test methods.

This release package supports the processor steppings shown in the table below.

Table 1. BSDL File Summary

• HSW_EX_E0.bsd	Full Boundary Scan File
-----------------	-------------------------

Related Documents

Refer to the following documents for additional processor information.

Table 2. Related Documents

Document	Document Number/Location
IEEE Standard Test Access Port and Boundary Scan Architecture Specification	http://standards.ieee.org


Readme

Full Boundary-Scan

After applying voltage to the power pins, the following initialization sequence must be completed prior to TAP accesses during application of the boundary-scan test patterns:

- a. BCLK[1:0]_D[P/N] continuous toggle at 100 MHz
- b. VMSE_PWR_OK, PWRGOOD, RESET_N are initialized LOW.
- c. All power supplies are up.
- d. VMSE_PWR_OK is driven HIGH and remains driven HIGH for the duration of the boundary-scan test pattern execution
- e. EAR_N pin is initialized HIGH.
- f. PROCHOT_N pin is initialized HIGH.
- g. EAR_N and PROCHOT_N need to be initialized HIGH (de-asserted) prior to PWRGOOD assertion
- h. PWRGOOD pin must be driven HIGH 2 ms after power pins are stable and remain drive HIGH for the duration of the boundary-scan test pattern execution.
- i. RESET_N pin should be driven LOW for the duration of the boundary-scan test pattern execution.

Figure 1. Reset Sequence



§