La versione del browser in uso non è consigliata per questo sito.
Prendere in considerazione l'aggiornamento alla versione più recente del proprio browser facendo clic su uno dei link seguenti.

Component and DIMM module

DDR Archive

The objective of the Intel® validation program for DDR is to verify DDR SDRAM compliance to the Intel® specifications for DDR and performance of supported DDR memory modules in Intel® reference systems, so as to provide a guideline for memory compatibility with Intel® chipsets. This validation will be performed by an approved test lab on a small sample of components and modules and is intended to demonstrate supplier design and manufacturing capability. The validation process uses standardized procedures and methodologies documented in the Intel® validation procedure for DDR. For a copy of the procedure, contact the test lab. This documented procedure is not intended to replace the normal product qualification process. (For a list of approved test labs, please refer to the appropriate validation results page.)

Validation is performed at the component and Registered DIMM/Unbuffered DIMM/SO-DIMM levels and the results are posted below.

Validation results

Type Description
AMB/FBDIMM validation procedures
Advanced Memory Buffer (AMB) and Fully Buffered Dual In-line Memory Module (FBDIMM) validation procedures
View FBDIMM and AMB validation overview information.
Advanced Memory Buffer component
Advanced Memory Buffer (AMB) component validation results
Results of a sample of AMB components assembled on FBDIMMs.
Fully buffered dual in-line memory modules
Fully Buffered Dual In-line Memory Module (FBDIMM) validation results
Results of a sample of FBDIMMs.
DDR3 DRAM components
DDR3 1333/1066/800MHz DRAM component-level validation results Results of a small sample of DDR3 DRAM components tested using Verigy 93000 Tester* and Vector Network Analyzer*.
DDR2 DRAM components  
DDR2 800 MHz DRAM component-level validation results Results of a small sample of DDR2 DRAM components tested using Agilent 93000 Tester* and Vector Network Analyzer*.
DDR2 667 MHz DRAM component-level validation results Results of a small sample of DDR2 DRAM components tested using Agilent 93000 Tester* and Vector Network Analyzer*. This list now includes 667MHz x4 DRAM for use on FBDIMM.
DDR2 533/400 MHz DRAM component-level validation results Results of a small sample of DDR2 DRAM components tested using Agilent 93000 Tester* and Vector Network Analyzer*. This list now includes 533MHz x4 DRAM for use on FBDIMM.
DDR3/DDR3L DRAM components
DDR3 1600/1333/1066/800MHz DRAM component-level validation results  
DDR3L 1333/1066/800MHz DRAM component-level validation results  
Unbuffered DIMM
Intel® Core™ i7 and Core™ i5 processors (formerly Sandy Bridge-E) DDR3 UDIMM Non-ECC tested at 1600 MT/s – 1.5V
Intel® Core™ i7 and Core™ i5 processors (formerly
Ivy Bridge)
DDR3 UDIMM Non-ECC tested at 1600 MT/s – 1.5V
Intel® Core™ i7 and Core™ i5 processors (formerly Ivy Bridge) DDR3 SoDIMM tested at 1333/1600 MT/s – 1.35V
Intel® Core™ i7 and Core™ i5 processors (formerly Ivy Bridge) DDR3 SoDIMM tested at 1600 MT/s – 1.5V
Intel® Core™ i7 and Core™ i5 processors (formerly Intel® microarchitecture code name Sandy Bridge)
DDR3 UDIMM Non-ECC tested at 1333 MT/s – 1.5V
Intel® Core™ i7 and Core™ i5 processors (formerly Lynnfield)
UDIMM Non-ECC tested at 1333 MT/s – 1.5V
Intel® Core™ i7 processor (formerly Bloomfield)
UDIMM Non-ECC tested at 1066 MT/s – 1.5V
Intel® Xeon® processor 3400 series (formerly Lynnfield)
UDIMM ECC tested at 1333 MT/s – 1.5V
Intel® Xeon® processor 5500 series (formerly Intel® microarchitecture code name Nehalem-EP)
UDIMM ECC tested at 800/1066/1333 MT/s – 1.5V
Intel® Xeon® processor E3-1200 series (formerly Sandy Bridge) DDR3 UDIMM ECC tested at 1333 MT/s—1.5 V
Intel® Xeon® processor E3-1200 v2 series (formerly Ivy Bridge) DDR3 UDIMM ECC tested at 1600 MT/s—1.5 V
DDR3 1333/1066/800 MHz Non ECC Unbuffered DIMM system-level validation results
Results of a small sample of Non ECC DDR3 1333/1066/800 MHz Unbuffered DIMMs tested on Intel® X38 Chipset-based reference platform(s).
DDR3 1066/800 MHz Non ECC Unbuffered DIMM system-level validation results
Results of a small sample of Non ECC DDR3 1066/800 MHz Unbuffered DIMMs tested on Intel® G33 Chipset-based reference platform(s).
DDR2 800 MHz Non ECC and ECC Unbuffered DIMM system-level validation results
Results of a small sample of Non ECC and ECC DDR2 800 MHz Unbuffered DIMMs tested on reference platform(s).
DDR2 667 MHz Non ECC and ECC Unbuffered DIMM system-level validation results
Results of a small sample of Non ECC and ECC DDR2 667 MHz Unbuffered DIMMs tested on reference platform(s).
DDR2 533/400 MHz Non ECC and ECC Unbuffered DIMM system-level validation results
Results of a small sample of Non ECC and ECC DDR2 533/400 MHz Unbuffered DIMMs tested on reference platform(s).
SODIMM
Intel® Core™ i7 and Core™ i5 processors (formerly Intel® microarchitecture code name Sandy Bridge)
DDR3 SoDIMM tested at 1333/1600 MT/s – 1.5V
Intel® Core™ i7 and Core™ i5 processors (formerly Clarksfield)
SoDIMM tested at 1333 MT/s – 1.5V
Intel® Core™2 Duo processors (formerly Cantiga)
SoDIMM tested at 800/1066 MT/s – 1.5V
DDR2 800 MHz Unbuffered SODIMM system-level validation results
Results of a small sample of DDR2 Unbuffered SODIMMs tested on reference platform(s).
DDR2 667 MHz Unbuffered SODIMM system-level validation results
Results of a small sample of DDR2 667 MHz Unbuffered SODIMMs tested on reference platform(s).
DDR2 533/400 MHz Unbuffered SODIMM system-level validation results
Results of a small sample of DDR2 Unbuffered SODIMMs tested on reference platform(s).
RDIMM
Intel® Xeon® processor 7500 series (formerly Intel® microarchitecture code name Nehalem-EX) RDIMM tested at 800/973/1066 MT/s – 1.5V
Intel® Xeon® processor 5500 series (formerly Intel® microarchitecture code name Nehalem-EP)
RDIMM tested at 800/1066/1333 MT/s – 1.5V
DDR2 400 MHz Registered DIMM system-level validation results
Results of a small sample of DDR2 registered DIMMs tested on reference platform(s).
DDR DRAM components
DDR DRAM component-level validation results